

ABSTRACT**Simulation of Hardware and Software**

- 5 A method and apparatus are provided to allow co-verification of hardware and software elements asynchronously from a programmable logic device (PLD).